In this paper we introduce a statistical quality model for delay testing that reflects fabrication process quality, design delay margin, and test timing accuracy. The model provides a measure that predicts the chip defect level that cause delay failure, including marginal small delay. We can therefore use the model to make test vectors that are effective in terms of both testing cost and chip quality. The results of experiments using ISCAS89 benchmark data and some large industrial design data reflect various characteristics of our statistical delay quality model.
Introduction
The progress of fabrication process and design technology leads to marginal or parametric failures that are caused by resistive shorts or resistive vias [1] . They will occur more often and it will be more difficult to screen them effectively by the conventional testing methods.
Delay testing is regarded as one of the key technologies for those problems and has been widely studied to improve testing effectiveness. Many delay fault models were proposed. The transition delay fault model [2] considers the propagation of lumped delay defects by logical transition to the observation pins or flip-flops. It is widely used because of its high fault coverage, but it cannot detect defects causing delays that are smaller than the test timing. The path delay fault model [2] considers the propagation of distributed delay along a path. It can detect small delay defects, but it is hard to achieve high fault coverage because there is exponential number of paths in a chip. Some longest paths are selected and tested; however, their coverage is so small that the effectiveness is not quantified [2] . A statistical path selection technique that considers process variation was proposed [3] . It is a reasonable approach for practical testing, but its effectiveness is still unknown.
There are some papers that address small delay defects. Park et at. [4] , [5] give the basic idea that evaluates small delay defects. They introduced the delay defect density func- tion (the sum of density is normalized to 1). The density function shows that smaller delay defects are more often. Mitra et al. [6] also showed the same phenomenon in the 130 nm technology. Using the function, Park et al. introduced the statistical delay fault coverage (SDFC), which is based on the propagation delay of path to be tested and the delay defect size. The SDFC is the ratio of the sum of defect densities of the defects detected by the given test to the sum of defect densities of defects at system clock timing. They also showed the defect level DL defined using yield Y as follows:
However, as the delay defect density function and SDFC are normalized, SDFC cannot be used to compare quality of different design chips. We should know their yields to compare the quality, which will take long term of production. Our paper addresses a practical guide to the chip quality (defect level: the fraction of chips tested that are found to be faulty) regarding delay faults. We introduce the statistical delay quality model (SDQM), which quantifies the following four factors those affect the actual chip quality in testing.
(1) Fabrication process quality. Poor yields may reduce the chip quality. (2) Design quality. Small delay margins (i.e., slack) may reduce the chip quality. (3) Test timing accuracy. Loose test timing may reduce the chip quality. (4) Test pattern quality. The ability to detect small delay defects may affect the chip quality.
To achieve the goal mentioned above, we introduce a delay defect distribution that is based on the actual defect probability in a fabrication process. As it is not normalized to 1, it lets us give a general model for predicting the quality of various chip designs without knowing the yield. Moreover, the model is applicable when the test timing is not the system clock timing and is also applicable when a chip is comprised of multi-clock domains. We show experimental results, obtained using ISCAS89 benchmark data and some large industrial design data, which reflect various characteristics of the model. This paper is organized as follows. Section 2 describes the statistical delay quality model. Section 3 shows the experimental data and discusses the effectiveness of our 
Statistical Delay Quality Model

Assumed Fault
We assume the delay faults (s, r) and (s, f ) on an input or output pin of each gate. (s, r) is a rise delay fault of size s, and (s, f ) is a fall delay fault of size s.
Delay Defect Distribution
Assuming that large delay defects that can be detected by the stuck-at fault test or loose-timing-transition-delay fault test are already screened out, we introduce the delay defect distribution
where s is defect size and y is the probability that (s, r) or (s, f ) exists on a node. We can obtain F(s) by monitoring empirical data or a process test chip [7] - [9] . The similar data is also obtained using actual chips by testing at several timing [6] . Figure 1 shows an example of a delay defect distribution we used in our evaluation. It was obtained by monitoring resistive interconnects of a test chip. As it is difficult to show the actual values, the sum of the distribution is set to 0.001 ppm (parts per million) for convenience. Using F(s), we show how the actual delay defect level will be estimated. It should be noted that F(s) is a function that reflects fabrication process quality.
Statistical Delay Quality Level (SDQL)
We discuss delay testing using the broadside delay testing in scan design [10] . Combinational logical paths between flipflops are classified as follows. We define a true path as a path that is designed to keep timing constraints and define a false path as a path that is not used in system mode and is specified by designers. These paths can be obtained by using a statistic timing analysis (STA) tool. A sensitized path is defined as a robust path (or non-robust path) [2] , which guarantees single delay propagation along the path. As shown in Fig. 2 , we focus on three types of paths that go through an assumed fault X as follows. A) Path type A: The longest true path. B) Path type B: The longest true path that is actually sensitized by the given test vectors. C) Path type C: A false path that is not used in system mode.
The relations between the path lengths and related timings (system clock timing T MC and test timing T TC ) are shown in Fig. 3 . T mgn is the difference between T MC and the length of a type A path, and T det is the difference between T TC and the length of a type B path. It is the minimum delay defect size that can actually be detected by the given test vectors. When there is no path that goes through X, T det is defined to be infinite. A type C path may be longer than T MC or T TC , but it does not affect the chip quality and need not be detected.
As shown in Fig. 4 , T mgn and T det divide the delay defect distribution into three parts.
(1) When s is smaller than T mgn , the defect needs not be detected ("redundant or timing-redundant"). (2) When s is larger than T mgn and smaller than T det , the defect cannot be detected ("undetected"). The probability of this delay quality (defect level) is Relations between T mgn and T det and the delay defect distribution.
(3) When s is larger than T det , the defect is detected.
("detected") The probability of this delay quality is
When T det is equal to T mgn , Park et at. [4] , [5] called Formula (4) the "system sensitivity." Though Formula (4) is almost the same as theirs, we developed Formula (3), which enables us to evaluate various test vectors.
The total delay quality of the chip will be
where N is the number of nodes and 2N is the number of assumed faults (i.e., the number of rise and fall delay faults at nodes). We call Formula (5) the "statistical delay quality level (SDQL)" of the chip. From Formula (5), it is apparent that there are two ways to improve quality. One is to maximize T mgn (i.e., tolerant design). The other is to minimize T det (i.e., high test coverage, at-speed test, or longest-path test). Formula (5) is applicable to multiple-clock design. When an assumed fault belongs to several paths of type A that can be sensitized with one of multiple clocks, we use the minimum T mgn . When the fault is tested through several paths of type B each of which is sensitized with one of multiple clocks, we use the minimum T det . An example is shown in the next subsection.
SDQL Calculation
We use the example circuit shown in Fig. 5 to explain how SDQL is calculated. In this example, the notation "8 ns/7 ns" is used to show the rise and fall times of node A (i.e., "rise time/fall time"). FFn is a scan flip-flop. The system clock timings and test timings for each clock-pair are listed in Table 1 . Test timings are usually slower than system clock timings. Table 2 is a fault table that corresponds to Fig. 5 . The first column shows the assumed fault. For instance, "Ar" is a rise fault of node A and "Af" is a fall fault of node A. "FF to FF" shows a combination of launch flip-flop and capture flip-flop that determine T det . For instance, "FF1 to FF4" means that FF1 is a launch FF and FF4 is a capture FF. "CLK domain" is a combination of launch clock and capture clock that determine T det . "CLK1 to CLK2" means that CLK1 is a launch clock and CLK2 is a capture clock. "UD" means that there is no sensitized path. "UT" means that all of the sensitized paths are false paths. The path delay fault simulation technique is shown elsewhere [11] . We explain the multiple-clock treatment of "Cf" in the 6th row in Table 2 . Firstly, we show the calculation of Tmgn. There are four paths that go through "Cf":
where T mgn are temporarily calculated. As T mgn is the least delay defect size that affects functionality of the chip, the minimum temporary T mgn (=9) is chosen as the T mgn of Cf.
False path was neglected because it doesn't affect functionality. T det is calculated in the same way, and "FF to FF" and "CLK domain" in Table 2 are set.
Experimental Evaluations
We applied our methods to ISCAS89 benchmark data and two large sets of industrial data. We first investigated three types of delay tests and evaluated their quality. Then we showed that SDQL can quantify the quality degradation as test timing loosens. Lastly, we used the industrial data to show that the delay distribution of a design affects chip quality. For simplicity in the evaluations, the number of gates was used for path length and 0.5 ns per gate was assumed. Table 3 shows the tests that were evaluated using the IS-CAS89 benchmark data. "Path test1" is the path delay test for 1000 longest paths (1000 tests), where paths are sensitized non-robustly. "Path test2" is the delay test that tests each assumed fault node along the longest path [12] . When there was more than one path of the same length, all of them were sensitized. "Transition + path test1" means that path test1 was applied after the transition test, and "transition + path test2" means that path test2 was applied after the transition test. "CPU (s)" is SDQL simulation time by 3.4-GHz Pentium4 PC on Linux.
Test Method Evaluation
The SDQL of each case when at-speed testing is applied is listed in Table 3 . "Not tested" is the SDQL calculated using the defect distribution of Fig. 1 when no delay tests were applied. Transition testing reduces SDQL most, but the amount of reduction differs for different circuits. For instance, transition testing reduces SDQL from 8.843 ppm to 2.372 ppm for s15850, and "Transition + path test2" reduces 31.9% (= 100 − 68.1%) of the defects remaining after the transition test. These effects are shown in detail in Figs. 6-8 , where the logical coverage in assumed faults at each defect size (it is expressed as "coverage" in each figures ) of "timing redundant defects," "undetected defects," and "detected defects" are plotted against defect size. Figure 6 shows that transition testing leaves more undetected defects when the defect size is smaller, and Fig. 8 shows that these small defects are detected by "path test2." Figure 9 shows the SDQL of s35932 at three test timings. The relative ratio to "not tested" is expressed in each parenthesis. It is apparent that at-speed testing is best. As test timing loosens, SDQL increases. This was also confirmed using actual chips [13] . Our model gives the theoretical understanding.
Test Timing Evaluation
Delay Distribution Evaluation
We evaluated the effect that design distribution gives to its quality. Two large industrial designs were used: Design-1, having 4,387,498 gates; and Design-2, having 4,620,427 gates. Their delay distributions are shown in Figs. 10 and 11. Although nine system clocks are used in the designs, we focused on one major system clock. From the figure, we can see that Design-2 is more marginal than Design-1 regarding delay design. Figure 12 shows SDQL of the designs tested at system clock timing (i.e., at-speed testing). The path sensitization condition is robust. The SDQL of Design-2 is larger than that of Design-1 when they are "not tested." Although a higher transition test was applied to Design-2, its SDQL is higher than that of Design-1. Thus, SDQL can reflect design quality.
Conclusion
We developed a statistical delay quality model that reflects fabrication process quality, delay margin of design, and test timing accuracy. This model provides a measurable indicator of delay quality (defect level) for each design chip. In this paper, we evaluated the model from various points of view and showed its feasibility.
(1) The effect of the delay distribution of a design on the quality was quantified. (2) The effect of test timing on the quality was quantified. (3) Using our model to evaluate test effectiveness revealed that transition tests alone cannot assure high quality but must be used in combination with pervasive path delay tests, especially when the delay defects are small.
We showed the effectiveness of a high-quality exhaustive test combining transition testing and path delay testing, but the number of vectors is too large for use in industrial testing. A more cost-effective test using statistical delay quality level (SDQL) is required. As we have shown in this paper, SDQM quantifies quality of test vectors for small delay defects and enables us to do feedback to test generation.
